### **Freescale Semiconductor**

Hardware Specification

MCF5271EC Rev. 1.1, 9/2004

# MCF5271 Integrated **Microprocessor** Hardware Specification

32-bit Embedded Controller Division

The MCF5271 family is a highly integrated **Table of Contents** implementation of the ColdFire® family of reduced instruction set computing (RISC) microprocessors. This document describes pertinent features and functions of the MCF5271 family. The MCF5271 family includes the MCF5271 and MCF5270 microprocessors. The differences between these parts are summarized below in Table 1. This document is written from the perspective of the MCF5271 and unless otherwise noted, the information applies also to the MCF5270.

The MCF5271 family combines low cost with high integration on the popular version 2 ColdFire core with over 96 (Dhrystone 2.1) MIPS at 100MHz. Positioned for applications requiring a cost-sensitive 32-bit solution, the MCF5271 family features a 10/100 Ethernet MAC and optional hardware encryption to ensure the application can be connected and protected. In addition, the MCF5271 family features an enhanced Multiply Accumulate Unit (eMAC), large on-chip memory (64 Kbytes SRAM, 8 Kbytes configurable cache), and a 32-bit SDR SDRAM memory controller.





Technical Data

© Freescale Semiconductor, Inc., 2004. All rights reserved.

## <span id="page-1-0"></span>**1 MCF5271 Family Configurations**



**Table 1. MCF5271 Family Configurations**

## <span id="page-1-1"></span>**2 Block Diagram**

The superset device in the MCF5271 family comes in a 196 mold array plastic ball grid array (MAPBGA) package. Figure 1 shows a top-level block diagram of the MCF5271.

#### **Block Diagram**



**Figure 1. MCF5271 Block Diagram**

#### **Features**

## <span id="page-3-0"></span>**3 Features**

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice. Specifications and information herein are subject to change without notice.

## **3.1 Feature Overview**

- Version 2 ColdFire variable-length RISC processor core
	- Static operation
	- 32-bit address and data path on-chip
	- Processor core runs at twice the bus frequency
	- Sixteen general-purpose 32-bit data and address registers
	- Implements the ColdFire Instruction Set Architecture, ISA\_A, with extensions to support the user stack pointer register, and 4 new instructions for improved bit processing
	- Enhanced Multiply-Accumulate (EMAC) unit with four 48-bit accumulators to support 32-bit signal processing algorithms
	- Illegal instruction decode that allows for 68K emulation support
- System debug support
	- Real time trace for determining dynamic execution path
	- Background debug mode (BDM) for in-circuit debugging
	- Real time debug support, with two user-visible hardware breakpoint registers (PC and address with optional data) that can be configured into a 1- or 2-level trigger
- On-chip memories
	- 8-Kbyte cache, configurable as instruction-only, data-only, or split I-/D-cache
	- 64-Kbyte dual-ported SRAM on CPU internal bus, accessible by core and non-core bus masters (e.g., DMA, FEC)
- Fast Ethernet Controller (FEC)
	- 10 BaseT capability, half duplex or full duplex
	- 100 BaseT capability, half duplex or full duplex
	- On-chip transmit and receive FIFOs
	- Built-in dedicated DMA controller
	- Memory-based flexible descriptor rings
	- Media independent interface (MII) to external transceiver (PHY)
- Three Universal Asynchronous Receiver Transmitters (UARTs)
	- 16-bit divider for clock generation
	- Interrupt control logic
	- Maskable interrupts

- DMA support
- Data formats can be 5, 6, 7 or 8 bits with even, odd or no parity
- Up to 2 stop bits in  $1/16$  increments
- Error-detection capabilities
- Modem support includes request-to-send  $(\overline{URTS})$  and clear-to-send  $(\overline{UCTS})$  lines for two UARTs
- Transmit and receive FIFO buffers
- I<sup>2</sup>C Module
	- Interchip bus interface for EEPROMs, LCD controllers, A/D converters, and keypads
	- Fully compatible with industry-standard I2 C bus
	- Master or slave modes support multiple masters
	- Automatic interrupt generation with programmable level
- Queued Serial Peripheral Interface (QSPI)
	- Full-duplex, three-wire synchronous transfers
	- Up to four chip selects available
	- Master mode operation only
	- Programmable master bit rates
	- Up to 16 pre-programmed transfers
- Four 32-bit DMA Timers
	- 20-ns resolution at 50 MHz
	- Programmable sources for clock input, including an external clock option
	- Programmable prescaler
	- Input-capture capability with programmable trigger edge on input pin
	- Output-compare with programmable mode for the output pin
	- Free run and restart modes
	- Maskable interrupts on input capture or reference-compare
	- DMA trigger capability on input capture or reference-compare
- Four Periodic Interrupt Timers (PITs)
	- 16-bit counter
	- Selectable as free running or count down
- Software Watchdog Timer
	- 16-bit counter
	- Low power mode support
- Frequency Modulated Phase Locked Loop (PLL)
	- Crystal or external oscillator reference

#### **Features**

- 8 to 25 MHz reference frequency for normal PLL mode
- 24 to 50 MHz oscillator reference frequency for 1:1 mode
- Separate clock output pin
- Interrupt Controllers (x2)
	- Support for up to 41 interrupt sources organized as follows: 34 fully-programmable interrupt sources and 7 fixed-level external interrupt sources
- Unique vector number for each interrupt source
- Ability to mask any individual interrupt source or all interrupt sources (global mask-all)
- Support for hardware and software interrupt acknowledge (IACK) cycles
- Combinatorial path to provide wake-up from low power modes
- DMA Controller
	- Four fully programmable channels
	- Dual-address and single-address transfer support with 8-, 16- and 32-bit data capability along with support for 16-byte (4 x 32-bit) burst transfers
	- Source/destination address pointers that can increment or remain constant
	- 24-bit byte transfer counter per channel
	- Auto-alignment transfers supported for efficient block movement
	- Bursting and cycle steal support
	- Software-programmable connections between the 12 DMA requesters in the UARTs (3), 32-bit timers (4), plus external logic (4), and the four DMA channels (4)
- **External Bus Interface** 
	- Glueless connections to external memory devices (e.g., SRAM, Flash, ROM, etc.)
	- SDRAM controller supports 8-, 16-, and 32-bit wide memory devices
	- Support for n-1-1-1 burst fetches from page mode Flash
	- Glueless interface to SRAM devices with or without byte strobe inputs
	- Programmable wait state generator
	- 32-bit bidirectional data bus
	- 24-bit address bus
	- Up to eight chip selects available
	- Byte/write enables (byte strobes)
	- Ability to boot from external memories that are 8, 16, or 32 bits wide
- Chip Configuration Module (CCM)
	- System configuration during reset
	- Selects one of four clock modes
	- Sets boot device and its data port width
	- Configures output pad drive strength

- Unique part identification number and part revision number
- Reset
	- Separate reset in and reset out signals
	- Six sources of reset: Power-on reset (POR), External, Software, Watchdog, PLL loss of clock, PLL loss of lock
	- Status flag indication of source of last reset
- General Purpose I/O interface
	- Up to 61 bits of general purpose I/O
	- Bit manipulation supported via set/clear functions
	- Unused peripheral pins may be used as extra GPIO
- JTAG support for system level board testing

## **3.2 V2 Core Overview**

The processor core is comprised of two separate pipelines that are decoupled by an instruction buffer. The two-stage Instruction Fetch Pipeline (IFP) is responsible for instruction-address generation and instruction fetch. The instruction buffer is a first-in-first-out (FIFO) buffer that holds prefetched instructions awaiting execution in the Operand Execution Pipeline (OEP). The OEP includes two pipeline stages. The first stage decodes instructions and selects operands (DSOC); the second stage (AGEX) performs instruction execution and calculates operand effective addresses, if needed.

The V2 core implements the ColdFire Instruction Set Architecture Revision A with added support for a separate user stack pointer register and four new instructions to assist in bit processing. Additionally, the MCF5271 core includes the enhanced multiply-accumulate unit (EMAC) for improved signal processing capabilities. The EMAC implements a 4-stage execution pipeline, optimized for 32 x 32 bit operations, with support for four 48-bit accumulators. Supported operands include 16- and 32-bit signed and unsigned integers as well as signed fractional operands as well as a complete set of instructions to process these data types. The EMAC provides superb support for execution of DSP operations within the context of a single processor at a minimal hardware cost.

## **3.3 Debug Module**

The ColdFire processor core debug interface is provided to support system debugging in conjunction with low-cost debug and emulator development tools. Through a standard debug interface, users can access real-time trace and debug information. This allows the processor and system to be debugged at full speed without the need for costly in-circuit emulators. The debug interface is a superset of the BDM interface provided on Motorola's 683xx family of parts.

The on-chip breakpoint resources include a total of 6 programmable registers—a set of address registers (with two 32-bit registers), a set of data registers (with a 32-bit data register plus a 32-bit data mask register), and one 32-bit PC register plus a 32-bit PC mask register. These registers can be accessed through the dedicated debug serial communication channel or from the processor's supervisor mode programming model. The breakpoint registers can be configured to generate triggers by combining the address, data, and

#### **Features**

PC conditions in a variety of single or dual-level definitions. The trigger event can be programmed to generate a processor halt or initiate a debug interrupt exception.

To support program trace, the Version 2 debug module provides processor status (PST[3:0]) and debug data (DDATA[3:0]) ports. These buses and the PSTCLK output provide execution status, captured operand data, and branch target addresses defining processor activity at the CPU's clock rate.

## **3.4 JTAG**

The MCF5271 supports circuit board test strategies based on the Test Technology Committee of IEEE and the Joint Test Action Group (JTAG). The test logic includes a test access port (TAP) consisting of a 16-state controller, an instruction register, and three test registers (a 1-bit bypass register, a 330-bit boundary-scan register, and a 32-bit ID register). The boundary scan register links the device's pins into one shift register. Test logic, implemented using static logic design, is independent of the device system logic.

The MCF5271 implementation can do the following:

- Perform boundary-scan operations to test circuit board electrical continuity
- Sample MCF5271 system pins during operation and transparently shift out the result in the boundary scan register
- Bypass the MCF5271 for a given circuit board test by effectively reducing the boundary-scan register to a single bit
- Disable the output drive to pins during circuit-board testing
- Drive output pins to stable levels

## **3.5 On-chip Memories**

### **3.5.1 Cache**

The 8-Kbyte cache can be configured into one of three possible organizations: an 8-Kbyte instruction cache, an 8-Kbyte data cache or a split 4-Kbyte instruction/4-Kbyte data cache. The configuration is software-programmable by control bits within the privileged Cache Configuration Register (CACR). In all configurations, the cache is a direct-mapped single-cycle memory, organized as 512 lines, each containing 16 bytes of data. The memories consist of a 512-entry tag array (containing addresses and control bits) and a 8-Kbyte data array, organized as 2048 x 32 bits.

If the desired address is mapped into the cache memory, the output of the data array is driven onto the ColdFire core's local data bus, completing the access in a single cycle. If the data is not mapped into the tag memory, a cache miss occurs and the processor core initiates a 16-byte line-sized fetch. The cache module includes a 16-byte line fill buffer used as temporary storage during miss processing. For all data cache configurations, the memory operates in write-through mode and all operand writes generate an external bus cycle.

### **3.5.2 SRAM**

The SRAM module provides a general-purpose 64-Kbyte memory block that the ColdFire core can access in a single cycle. The location of the memory block can be set to any 64-Kbyte boundary within the 4-Gbyte address space. The memory is ideal for storing critical code or data structures, for use as the system stack, or for storing FEC data buffers. Because the SRAM module is physically connected to the processor's high-speed local bus, it can quickly service core-initiated accesses or memory-referencing commands from the debug module.

The SRAM module is also accessible by the DMA and FEC non-core bus masters. The dual-ported nature of the SRAM makes it ideal for implementing applications with double-buffer schemes, where the processor and a DMA device operate in alternate regions of the SRAM to maximize system performance. As an example, system performance can be increased significantly if Ethernet packets are moved from the FEC into the SRAM (rather than external memory) prior to any processing.

## **3.6 Fast Ethernet Controller (FEC)**

The MCF5271's integrated Fast Ethernet Controller (FEC) performs the full set of IEEE 802.3/Ethernet CSMA/CD media access control and channel interface functions. The FEC supports connection and functionality for the 10/100 Mbps 802.3 media independent interface (MII). It requires an external transceiver (PHY) to complete the interface to the media.

## **3.7 UARTs**

The MCF5271 contains three full-duplex UARTs that function independently. The three UARTs can be clocked by the system bus clock, eliminating the need for an externally supplied clock. They can use DMA requests on transmit-ready and receive-ready as well as interrupt requests for servicing. Flow control is only available on two of the UARTs.

## **3.8 I2C Bus**

The I<sup>2</sup>C bus is a two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange, minimizing the interconnection between devices. This bus is suitable for applications requiring occasional communications over a short distance between many devices.

## **3.9 QSPI**

The queued serial peripheral interface module provides a high-speed synchronous serial peripheral interface with queued transfer capability. It allows up to 16 transfers to be queued at once, eliminating CPU intervention between transfers.

## **3.10 Cryptography**

The superset device, MCF5271, incorporates small, fast, dedicated hardware accelerators for random number generation, message digest and hashing, and the DES, 3DES, and AES block cipher functions

#### **Features**

allowing for the implementation of common Internet security protocol cryptography operations with performance well in excess of software-only algorithms.

## **3.11 DMA Timers (DTIM0-DTIM3)**

There are four independent, DMA-transfer-generating 32-bit timers (DTIM[3:0]) on the MCF5271. Each timer module incorporates a 32-bit timer with a separate register set for configuration and control. The timers can be configured to operate from the system clock or from an external clock source using one of the DTIN*n* signals. If the system clock is selected, it can be divided by 16 or 1. The input clock is further divided by a user-programmable 8-bit prescaler which clocks the actual timer counter register (TCR*n*). Each of these timers can be configured for input capture or reference compare mode. By configuring the internal registers, each timer may be configured to assert an external signal, generate an interrupt on a particular event or cause a DMA transfer.

## **3.12 Periodic Interrupt Timers (PIT0-PIT3)**

The four periodic interrupt timers (PIT[3:0]) are 16-bit timers that provide precise interrupts at regular intervals with minimal processor intervention. Each timer can either count down from the value written in its PIT modulus register, or it can be a free-running down-counter.

## **3.13 Software Watchdog Timer**

The watchdog timer is a 16-bit timer that facilitates recovery from runaway code. The watchdog counter is a free-running down-counter that generates a reset on underflow. To prevent a reset, software must periodically restart the countdown.

## **3.14 Clock Module and Phase Locked Loop (PLL)**

The clock module contains a crystal oscillator (OSC), frequency modulated phase-locked loop (PLL), reduced frequency divider (RFD), status/control registers, and control logic. To improve noise immunity, the PLL and OSC have their own power supply inputs, VDDPLL and VSSPLL. All other circuits are powered by the normal supply pins, VDD and VSS.

## **3.15 Interrupt Controllers (INTC0/INTC1)**

There are two interrupt controllers on the MCF5271, each of which can support up to 63 interrupt sources each for a total of 126. Each interrupt controller is organized as 7 levels with 9 interrupt sources per level. Each interrupt source has a unique interrupt vector, and 56 of the 63 sources of a given controller provide a programmable level [1-7] and priority within the level.

## **3.16 DMA Controller**

The Direct Memory Access (DMA) Controller Module provides an efficient way to move blocks of data with minimal processor interaction. The DMA module provides four channels (DMA0-DMA3) that allow byte, word, longword or 16-byte burst line transfers. These transfers are triggered by software explicitly setting a DCR*n*[START] bit. Other sources include the DMA timer, external sources via the DREQ signal, and UARTs. The DMA controller supports single or dual address to off-chip devices or dual address to on-chip devices.

## **3.17 External Interface Module (EIM)**

The external bus interface handles the transfer of information between the core and memory, peripherals, or other processing elements in the external address space. Features have been added to support external Flash modules, for secondary wait states on reads and writes, and a signal to support Active-Low Address Valid (a signal on most Flash memories).

Programmable chip-select outputs provide signals to enable external memory and peripheral circuits, providing all handshaking and timing signals for automatic wait-state insertion and data bus sizing.

Base memory address and block size are programmable, with some restrictions. For example, the starting address must be on a boundary that is a multiple of the block size. Each chip select can be configured to provide read and write enable signals suitable for use with most popular static RAMs and peripherals. Data bus width (8-bit, 16-bit, or 32-bit) is programmable on all chip selects, and further decoding is available for protection from user mode access or read-only access.

## **3.18 SDRAM Controller**

The SDRAM controller provides all required signals for glueless interfacing to a variety of JEDEC-compliant SDRAM devices. SD\_SRAS/SD\_SCAS address multiplexing is software configurable for different page sizes. To maintain refresh capability without conflicting with concurrent accesses on the address and data buses, SD\_RAS, SD\_SCAS, SD\_WE, SD\_CS[1:0] and SD\_CKE are dedicated SDRAM signals.

## **3.19 Reset**

The reset controller is provided to determine the cause of reset, assert the appropriate reset signals to the system, and keep track of what caused the last reset. The power management registers for the internal low-voltage detect (LVD) circuit are implemented in the reset module. There are six sources of reset:

- **External**
- Power-on reset (POR)
- Watchdog timer
- Phase locked-loop (PLL) loss of lock
- PLL loss of clock
- Software

External reset on the RSTOUT pin is software-assertable independent of chip reset state. There are also software-readable status flags indicating the cause of the last reset.

## **3.20 GPIO**

Unused bus interface and peripheral pins on the MCF5271 can be used as discrete general-purpose inputs and outputs. These are managed by a dedicated GPIO module that logically groups all pins into ports located within a contiguous block of memory-mapped control registers.

All of the pins associated with the external bus interface may be used for several different functions. Their primary function is to provide an external memory interface to access off-chip resources. When not used for this, all of the pins may be used as general-purpose digital I/O pins. In some cases, the pin function is set by the operating mode, and the alternate pin functions are not supported.

The digital I/O pins on the MCF5271 are grouped into 8-bit ports. Some ports do not use all eight bits. Each port has registers that configure, monitor, and control the port pins.

## <span id="page-11-0"></span>**4 Signal Descriptions**

This section describes signals that connect off chip. It includes a table of signal properties, and detailed discussion of the MCF5271 signals.

## **4.1 Signal Properties**

[Table 2](#page-11-1) lists all of the signals grouped by function. The "Dir" column is the direction for the primary function of the pin. Refer to [Section 7, "Mechanicals/Pinouts and Part Numbers,](#page-34-0)" for package diagrams.

### **NOTE**

In this table and throughout this document a single signal within a group is designated without square brackets (i.e., A24), while designations for multiple signals within a group use brackets (i.e., A[23:21]) and is meant to include all signals within the two bracketed numbers when these numbers are separated by a colon.

### **NOTE**

The primary functionality of a pin is not necessarily its default functionality. Pins that are muxed with GPIO will default to their GPIO functionality.

<span id="page-11-1"></span>

<b>Signal Name</b>	<b>GPIO</b>		Alternate 1   Alternate 2   Dir. <sup>1</sup>		<b>MCF5270</b> <b>MCF5271</b> <b>160 QFP</b>	<b>MCF5270</b> <b>MCF5271</b> <b>196 MAPBGA</b>
<b>Reset</b>						
<b>RESET</b>					83	N <sub>13</sub>
<b>RSTOUT</b>				Ω	82	P <sub>13</sub>
<b>Clock</b>						
<b>EXTAL</b>					86	M14
<b>XTAL</b>				Ω	85	N <sub>14</sub>

**Table 2. MCF5270 and MCF5271 Signals List**







#### **Table 2. MCF5270 and MCF5271 Signals List (continued)**

<b>Signal Name</b>	<b>GPIO</b>		Alternate 1 Alternate 2 Dir. <sup>1</sup>		<b>MCF5270</b> <b>MCF5271</b> <b>160 QFP</b>	<b>MCF5270</b> <b>MCF5271</b> 196 MAPBGA
QSPI_CS0	PQSPI3			O	146	A <sub>6</sub>
QSPI_CLK	PQSPI2	I2C_SCL		O	147	C <sub>5</sub>
QSPI_DIN	PQSPI1	I2C_SDA		$\mathbf{I}$	148	<b>B5</b>
QSPI_DOUT	<b>PQSPI0</b>			O	149	A <sub>5</sub>
			<b>UARTs</b>			
U2RXD	PUARTH0			$\mathbf{I}$		A7
U2TXD	PUARTH1			O		A <sub>8</sub>
U1RXD	PUARTL4			T	134	D <sub>8</sub>
U1TXD	PUARTL5			O	133	D <sub>9</sub>
<b>U0RXD</b>	<b>PUARTLO</b>			$\mathbf{I}$	13	F <sub>2</sub>
<b>U0TXD</b>	PUARTL1			O	14	F1
<b>U1CTS</b>	PUARTL7	U <sub>2</sub> CTS		$\mathbf{I}$	136	B <sub>8</sub>
<b>U1RTS</b>	PUARTL6	U <sub>2</sub> RTS		O	135	C <sub>8</sub>
<b>UOCTS</b>	PUARTL3			T	12	F <sub>3</sub>
<b>U0RTS</b>	PUARTL2			O	15	G <sub>3</sub>
			<b>DMA Timers</b>			
DT3IN	PTIMER7	U <sub>2</sub> CTS		$\mathbf{I}$		H <sub>14</sub>
DT3OUT	PTIMER6	U <sub>2</sub> RTS		O		G14
DT2IN	PTIMER5	DREQ <sub>2</sub>	DTOUT2	$\mathbf{I}$	66	M <sub>9</sub>
DT2OUT	PTIMER4	DACK <sub>2</sub>		O		L <sub>9</sub>
DT1IN	PTIMER3	DREQ1	DTOUT1	$\mathbf{I}$	61	L <sub>6</sub>
<b>DT1OUT</b>	PTIMER2	DACK1		O		M6
<b>DT0IN</b>	PTIMER1	DREQ0		L	10	E4
<b>DT0OUT</b>	PTIMER0	DACK0		O	11	F4
			<b>BDM/JTAG2</b>			
<b>TRST</b>		<b>DSCLK</b>		O	70	N <sub>9</sub>
<b>TCLK</b>		<b>PSTCLK</b>		O	68	P <sub>9</sub>
<b>TMS</b>		<b>BKPT</b>		O	71	P <sub>10</sub>
TDI		<b>DSI</b>		L	73	M10
<b>TDO</b>		<b>DSO</b>		O	72	N <sub>10</sub>
JTAG_EN				$\mathbf{I}$	78	K <sub>9</sub>
DDATA[3:0]				O		M12, N12, P12, L11

**Table 2. MCF5270 and MCF5271 Signals List (continued)**

<b>Signal Name</b>	<b>GPIO</b>		Alternate 1   Alternate 2   Dir. <sup>1</sup>		<b>MCF5270</b> <b>MCF5271</b> <b>160 QFP</b>	<b>MCF5270</b> <b>MCF5271</b> 196 MAPBGA	
PST[3:0]				O	77:74	M11, N11, P11, L10	
<b>Test</b>							
<b>TEST</b>					19	F <sub>5</sub>	
PLL_TEST							
			<b>Power Supplies</b>				
<b>VDDPLL</b>					87	M13	
<b>VSSPLL</b>					84	L <sub>14</sub>	
<b>OVDD</b>							
<b>OVSS</b>							
<b>VDD</b>							
<b>VSS</b>							

**Table 2. MCF5270 and MCF5271 Signals List (continued)**

NOTES:

<sup>1</sup> Refers to pin's primary function. All pins which are configurable for GPIO have a pullup enabled in GPIO mode with the exception of PBUSCTL[7], PBUSCTL[4:0], PADDR, PBS, PSDRAM.

<sup>2</sup> If JTAG\_EN is asserted, these pins default to Alternate 1 (JTAG) functionality. The GPIO module is not responsible for assigning these pins.

## **4.2 Signal Primary Functions**

### **4.2.1 Reset Signals**

Table 3 describes signals that are used to either reset the chip or as a reset indication.

<b>Signal Name</b>	<b>Abbreviation</b>	<b>Function</b>	<b>VO</b>
Reset In	<b>RESET</b>	Primary reset input to the device. Asserting RESET immediately resets the CPU and peripherals.	
Reset Out	<b>RSTOUT</b>	Driven low for 128 CPU clocks when the soft reset bit of the system configuration register (SCR[SOFTRST]) is set. It is driven low for 32K CPU clocks when the software watchdog timer times out or when a low input level is applied to RESET.	

**Table 3. Reset Signals** 

### **4.2.2 PLL and Clock Signals**

Table 4 describes signals that are used to support the on-chip clock generation circuitry.

<b>Signal Name</b>	<b>Abbreviation</b>	<b>Function</b>	1/O
External Clock In	EXTAL	Always driven by an external clock input except when used as a connection to the external crystal when the internal oscillator circuit is used. The clock source is configured during reset by CLKMOD[1:0].	
Crystal	<b>XTAL</b>	Used as a connection to the external crystal when the internal oscillator circuit is used to drive the crystal.	
Clock Out	<b>CLKOUT</b>	This output signal reflects the internal system clock.	

**Table 4. PLL and Clock Signals** 

### **4.2.3 Mode Selection**

Table 5 describes signals used in mode selection.

#### **Table 5. Mode Selection Signals**



### **4.2.4 External Memory Interface Signals**

Table 6 describes signals that are used for doing transactions on the external bus.





### **4.2.5 SDRAM Controller Signals**

Table 7 describes signals that are used for SDRAM accesses.

#### **Table 7. SDRAM Controller Signals**



### **4.2.6 External Interrupt Signals**

Table 8 describes the external interrupt signals.

#### **Table 8. External Interrupt Signals**



### **4.2.7 Ethernet Module (FEC) Signals**

The following signals are used by the Ethernet module for data and clock signals.

**Table 9. Ethernet Module (FEC) Signals**

<b>Signal Name</b>	<b>Abbreviation</b>	<b>Function</b>	VO.
Management Data	<b>EMDIO</b>	Transfers control information between the external PHY and the media-access controller. Data is synchronous to EMDC. Applies to MII mode operation. This signal is an input after reset. When the FEC is operated in 10Mbps 7-wire interface mode, this signal should be connected to VSS.	I/O
Management Data <b>Clock</b>	<b>EMDC</b>	In Ethernet mode, EMDC is an output clock which provides a timing reference to the PHY for data transfers on the EMDIO signal. Applies to MII mode operation.	∩
<b>Transmit Clock</b>	<b>ETXCLK</b>	Input clock which provides a timing reference for ETXEN, ETXD[3:0] and ETXER	
<b>Transmit Enable</b>	<b>ETXEN</b>	Indicates when valid nibbles are present on the MII. This signal is asserted with the first nibble of a preamble and is negated before the first ETXCLK following the final nibble of the frame.	O
Transmit Data 0	ETXD <sub>0</sub>	ETXD0 is the serial output Ethernet data and is only valid during the assertion of ETXEN. This signal is used for 10-Mbps Ethernet data. It is also used for MII mode data in conjunction with ETXD[3:1].	$\Omega$





## **4.2.8 I2C I/O Signals**

Table 10 describes the  $I^2C$  serial interface module signals.

### **Table 10. I2C I/O Signals**



### **4.2.9 Queued Serial Peripheral Interface (QSPI)**

Table 11 describes QSPI signals.





### **4.2.10 UART Module Signals**

The UART modules use the signals in this section for data. The baud rate clock inputs are not supported.





### **4.2.11 DMA Timer Signals**

Table 13 describes the signals of the four DMA timer modules.

<b>Signal Name</b>	<b>Abbreviation</b>	<b>Function</b>	<b>VO</b>
DMA Timer 0 Input	<b>DT0IN</b>	Can be programmed to cause events to occur in first platform timer. It can either clock the event counter or provide a trigger to the timer value capture logic.	
DMA Timer 0 Output	<b>DT0OUT</b>	The output from first platform timer.	O
DMA Timer 1 Input	DT <sub>1</sub> IN	Can be programmed to cause events to occur in the second platform timer. This can either clock the event counter or provide a trigger to the timer value capture logic.	
DMA Timer 1 Output	DT1OUT	The output from the second platform timer.	O
DMA Timer 2 Input	DT2IN	Can be programmed to cause events to occur in the third platform timer. It can either clock the event counter or provide a trigger to the timer value capture logic.	
DMA Timer 2 Output	DT2OUT	The output from the third platform timer.	
DMA Timer 3 Input	DT3IN	Can be programmed as an input that causes events to occur in the fourth platform timer. This can either clock the event counter or provide a trigger to the timer value capture logic.	
DMA Timer 3 Output	DT3OUT	The output from the fourth platform timer.	( )

**Table 13. DMA Timer Signals**

### **4.2.12 Debug Support Signals**

These signals are used as the interface to the on-chip JTAG controller and also to interface to the BDM logic.

<b>Signal Name</b>	<b>Abbreviation</b>	<b>Function</b>	
<b>Test Reset</b>	<b>TRST</b>	This active-low signal is used to initialize the JTAG logic asynchronously.	
<b>Test Clock</b>	TCLK	Used to synchronize the JTAG logic.	
<b>Test Mode Select</b>	TMS	Used to sequence the JTAG state machine. TMS is sampled on the rising edge of TCLK.	
Test Data Input	TDI	Serial input for test instructions and data. TDI is sampled on the rising edge of TCLK.	
<b>Test Data Output</b>	<b>TDO</b>	Serial output for test instructions and data. TDO is three-stateable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCLK.	O
Development Serial <b>Clock</b>	<b>DSCLK</b>	Clocks the serial communication port to the BDM module during packet transfers.	
Breakpoint	<b>BKPT</b>	Used to request a manual breakpoint.	

**Table 14. Debug Support Signals**



#### **Table 14. Debug Support Signals (continued)**

#### **Table 15. Processor Status**



**Modes of Operation**

### **4.2.13 Test Signals**

Table 16 describes test signals.

**Table 16. Test Signals**

<b>Signal Name</b>	<b>Abbreviation</b>	<b>Function</b>	<b>VO</b>
Test	TEST	Reserved for factory testing only and in normal modes of operation should be connected to VSS to prevent unintentional activation of test functions.	
<b>PLL Test</b>	<b>PLL TEST</b>	Reserved for factory testing only and should be treated as a no-connect (NC).	

### **4.2.14 Power and Ground Pins**

The pins described in Table 17 provide system power and ground to the chip. Multiple pins are provided for adequate current capability. All power supply pins must have adequate bypass capacitance for high-frequency noise suppression.

<b>Signal Name</b>	<b>Abbreviation</b>	<b>Function</b>	<b>VO</b>
<b>PLL Analog Supply</b>	VDDPLL. <b>VSSPLL</b>	Dedicated power supply signals to isolate the sensitive PLL analog circuitry from the normal levels of noise present on the digital power supply.	
<b>Positive Supply</b>	<b>VDDO</b>	These pins supply positive power to the I/O pads.	
<b>Positive Supply</b>	VDD	These pins supply positive power to the core logic.	
Ground	<b>VSS</b>	This pin is the negative supply (ground) to the chip.	

**Table 17. Power and Ground Pins**

## <span id="page-23-0"></span>**5 Modes of Operation**

### **5.1 Chip Configuration Mode—Device Operating Options**

- Chip operating mode:
	- Master mode
- Boot device/size:
	- External device boot
		- 32-bit
		- 16-bit (Default)
		- 8-bit
- Output pad strength:
	- Partial drive strength (Default)
- Full drive strength
- Clock mode:
	- Normal PLL with external crystal
	- Normal PLL with external clock
	- 1:1 PLL Mode
	- External oscillator mode (no PLL)
- Chip Select Configuration:
	- PADDR[7:5] configured as chip select(s) and/or address line(s)
		- PADDR[7:5] configured as A23-A21 (default)
		- PADDR configured as  $\overline{CS6}$ , PADDR[6:5] as A22-A21
		- PADDR[7:6] configured as  $\overline{CS}$ [6:5], PADDR5 as A21
		- PADDR[7:5] configured as  $\overline{CS}[6:4]$

### **5.1.1 Chip Configuration Pins**

#### **Pin Chip Configuration Pin State/Meaning | Comments** RCON Chip configuration enable 1 Disabled 0 Enabled Active low: if asserted, then all configuration pins must be driven appropriately for desired operation D<sub>16</sub> Select chip operating mode 1 Master 0 Reserved D20, D19 | Select external boot device data port size 00,11 External (32-bit) 10 External (8-bit) 01 External (16-bit) Value read defaults to 32-bit D21 Select output pad drive strength 1 Full 0 Partial CLKMOD1, CLKMOD0 Select clock mode | 00 External clock mode (no PLL) 01 1:1 PLL mode 10 Normal PLL with external clock reference 11 Normal PLL with crystal clock reference VDDPLL must be supplied if a PLL mode is selected

#### **Table 18. Configuration Pin Descriptions**

#### **Modes of Operation**

<b>Pin</b>	<b>Chip Configuration</b> <b>Function</b>	<b>Pin State/Meaning</b>	<b>Comments</b>
D <sub>25</sub> , D <sub>24</sub>	Select chip select / address line	00 PADDR[7:5] configured as A23-A21 (default) 10 PADDR7 configured as CS <sub>6</sub> PADDR[6:5] as A22-A21 01 PADDR[7:6] configured as $\overline{\text{CS}}[6:5]$ , PADDR5 as A21 11 PADDR[7:5] configured as $\overline{\text{CS}}[6:4]$	
<b>JTAG EN</b>	Selects BDM or JTAG mode	0 BDM mode JTAG mode	

**Table 18. Configuration Pin Descriptions (continued)**

### **5.2 Low Power Modes**

The following features are available to support applications which require low power.

- Four modes of operation:
	- RUN
	- WAIT
	- $-$  DOZE
	- STOP
- Ability to shut down most peripherals independently.
- Ability to shut down the external CLKOUT pin.

There are four modes of operation: RUN, WAIT, DOZE, and STOP. The system enters a low power mode when the user programs the low power bits (LPMD) in the LPCR (Low Power Control Register) in the CIM before the CPU core executes a STOP instruction. This idles the CPU with no cycles active. The LPMD bits indicate to the system and clock controller to power down and stop the clocks appropriately. During STOP mode, the system clock is stopped low.

A wakeup event is required to exit a low power mode and return back to RUN mode. Wakeup events consist of any of the following conditions. See the following sections for more details.

- 1. Any type of reset.
- 2. Assertion of the BKPT pin to request entry into Debug mode.
- 3. Debug request bit in the BDM control register to request entry into debug mode.
- 4. Any valid interrupt request.

### **5.2.1 RUN Mode**

RUN mode is the normal system operating mode. Current consumption in this mode is related directly to the frequency chosen for the system clock.

### **5.2.2 WAIT Mode**

WAIT mode is intended to be used to stop only the CPU core and memory clocks until a wakeup event is detected. In this mode, peripherals may be programmed to continue operating and can generate interrupts, which cause the CPU core to exit from WAIT mode.

### **5.2.3 DOZE Mode**

DOZE mode affects the CPU core in the same manner as WAIT mode, but with a different code on the CIM LPMD bits, which are monitored by the peripherals. Each peripheral defines individual operational characteristics in DOZE mode. Peripherals which continue to run and have the capability of producing interrupts may cause the CPU to exit the DOZE mode and return to the RUN mode. Peripherals which are stopped will restart operation on exit from DOZE mode as defined for each peripheral.

### **5.2.4 STOP Mode**

STOP mode affects the CPU core in the same manner as the WAIT and DOZE modes, but with a different code on the CCM LPMD bits. In this mode, all clocks to the system are stopped and the peripherals cease operation.

STOP mode must be entered in a controlled manner to ensure that any current operation is properly terminated. When exiting STOP mode, most peripherals retain their pre-stop status and resume operation.

### **5.2.5 Peripheral Shut Down**

Most peripherals may be disabled by software in order to cease internal clock generation and remain in a static state. Each peripheral has its own specific disabling sequence (refer to each peripheral description for further details). A peripheral may be disabled at anytime and will remain disabled during any low power mode of operation.

## <span id="page-26-0"></span>**6 Design Recommendations**

## **6.1 Layout**

- Use a 4-layer printed circuit board with the VDD and GND pins connected directly to the power and ground planes for the MCF5271.
- See application note AN1259 System Design and Layout Techniques for Noise Reduction in processor-Based Systems.
- Match the PC layout trace width and routing to match trace length to operating frequency and board impedance. Add termination (series or therein) to the traces to dampen reflections. Increase the PCB impedance (if possible) keeping the trace lengths balanced and short. Then do cross-talk analysis to separate traces with significant parallelism or are otherwise "noisy". Use 6 mils trace and separation. Clocks get extra separation and more precise balancing.

## **6.2 Power Supply**

• 33  $\mu$ F, .1  $\mu$ F and .01  $\mu$ F across each power supply

## **6.3 Decoupling**

- Place the decoupling caps as close to the pins as possible, but they can be outside the footprint of the package.
- $.1 \mu$ F and  $.01 \mu$ F at each supply input

## **6.4 Buffering**

• Use bus buffers on all data/address lines for all off-board accesses and for all on-board accesses when excessive loading is expected. See [Section 8, "Preliminary Electrical Characteristics](#page-39-0)."

## **6.5 Pull-up Recommendations**

• Use external pull-up resistors on unused inputs. See pin table.

## **6.6 Clocking Recommendations**

- Use a multi-layer board with a separate ground plane.
- Place the crystal and all other associated components as close to the EXTAL and XTAL (oscillator pins) as possible.
- Do not run a high frequency trace around crystal circuit.
- Ensure that the ground for the bypass capacitors is connected to a solid ground trace.
- Tie the ground trace to the ground pin nearest EXTAL and XTAL. This prevents large loop currents in the vicinity of the crystal.
- Tie the ground pin to the most solid ground in the system.
- Do not connect the trace that connects the oscillator and the ground plane to any other circuit element. This tends to make the oscillator unstable.
- Tie XTAL to ground when an external oscillator is clocking the device.

## **6.7 Interface Recommendations**

### **6.7.1 SDRAM Controller**

### **6.7.1.1 SDRAM Controller Signals in Synchronous Mode**

Table 19 shows the behavior of SDRAM signals in synchronous mode.



#### **Table 19. Synchronous DRAM Signal Connections**

### **6.7.1.2 Address Multiplexing**

Table 20 shows the generic address multiplexing scheme for SDRAM configurations. All possible address connection configurations can be derived from this table.

		Address Pin   Row Address   Column Address	<b>Notes Related to Port Sizes</b>
17	17	0	8-bit port only
16	16	1	8- and 16-bit ports only
15	15	$\overline{2}$	
14	14	3	
13	13	4	
12	12	5	
11	11	6	
10	10	$\overline{7}$	
9	9	8	
17	17	16	32-bit port only
18	18	17	16-bit port only or 32-bit port with only 8 column address lines
19	19	18	16-bit port only when at least 9 column address lines are used
20	20	19	

**Table 20. Generic Address Multiplexing Scheme**

		Address Pin   Row Address   Column Address	<b>Notes Related to Port Sizes</b>
21	21	20	
22	22	21	
23	23	22	
24	24	23	
25	25	24	

**Table 20. Generic Address Multiplexing Scheme (continued)**

The following tables provide a more comprehensive, step-by-step way to determine the correct address line connections for interfacing the MCF5271 to SDRAM. To use the tables, find the one that corresponds to the number of column address lines on the SDRAM and to the port size as seen by the MCF5271, which is not necessarily the SDRAM port size. For example, if two 1M x 16-bit SDRAMs together form a 2M x 32-bit memory, the port size is 32 bits. Most SDRAMs likely have fewer address lines than are shown in the tables, so follow only the connections shown until all SDRAM address lines are connected.

**Table 21. MCF5271 to SDRAM Interface (8-Bit Port, 9-Column Address Lines)**

MCF5271 A17 A16 A15 A14 A13 A12 A11 A10 A9 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31 <b>Pins</b>																						
Row	17	16	15	14	13 <sup>1</sup>		12 11 10	-9	18	19	20 <sub>1</sub>	21	-22	23	24	25	26.	27	28	29	30	-31
<b>Column</b>	0		2	з	4	5	6	-8														
<b>SDRAM</b> Pins	A0.	I A 1	A2	A3	A4	A5 I	A6   A7			A8   A9  A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22												

**Table 22. MCF5271MCF5271 to SDRAM Interface (8-Bit Port,10-Column Address Lines)**



#### **Table 23. MCF5271MCF5271 to SDRAM Interface (8-Bit Port,11-Column Address Lines)**





#### **Table 24. MCF5271MCF5271 to SDRAM Interface (8-Bit Port,12-Column Address Lines)**

#### **Table 25. MCF5271MCF5271 to SDRAM Interface (8-Bit Port,13-Column Address Lines)**



#### **Table 26. MCF5271MCF5271 to SDRAM Interface (16-Bit Port, 8-Column Address Lines)**



#### **Table 27. MCF5271MCF5271 to SDRAM Interface (16-Bit Port, 9-Column Address Lines)**



#### **Table 28. MCF5271MCF5271 to SDRAM Interface (16-Bit Port, 10-Column Address Lines)**





#### **Table 29. MCF5271MCF5271 to SDRAM Interface (16-Bit Port, 11-Column Address Lines)**

#### **Table 30. MCF5271MCF5271 to SDRAM Interface (16-Bit Port, 12-Column Address Lines)**



#### **Table 31. MCF5271MCF5271to SDRAM Interface (16-Bit Port, 13-Column-Address Lines)**



#### **Table 32. MCF5271MCF5271 to SDRAM Interface (32-Bit Port, 8-Column Address Lines)**



#### **Table 33. MCF5271MCF5271 to SDRAM Interface (32-Bit Port, 9-Column Address Lines)**







#### **Table 35. MCF5271MCF5271 to SDRAM Interface (32-Bit Port, 11-Column Address Lines)**



#### **Table 36. MCF5271MCF5271 to SDRAM Interface (32-Bit Port, 12-Column Address Lines)**



### **6.7.1.3 SDRAM Interfacing Example**

The tables in the previous section can be used to configure the interface in the following example. To interface one 2M 32-bit 4 bank SDRAM component (8 columns) to the MCF5271, the connections would be as shown in Table 37.

<b>SDRAM</b> <b>Pins</b>	A0	A1	A2	A3	A4	A5	A6	А7	A8	А9	$A10 = CMD$	B <sub>A0</sub>	BA <sub>1</sub>
MCF5271 <b>Pins</b>			A15   A14   A13   A12   A11   A10				A9	A17	A18   A19		A20	A2 <sup>1</sup>	A22

**Table 37. SDRAM Hardware Connections** 

### **6.7.2 Ethernet PHY Transceiver Connection**

The FEC supports both an MII interface for 10/100 Mbps Ethernet and a seven-wire serial interface for 10 Mbps Ethernet. The interface mode is selected by R\_CNTRL[MII\_MODE]. In MII mode, the 802.3 standard defines and the FEC module supports 18 signals. These are shown in Table 38.





The serial mode interface operates in what is generally referred to as AMD mode. The MCF5271 configuration for seven-wire serial mode connections to the external transceiver are shown in Table 39.





Refer to the M5271EVB evaluation board user's manual for an example of how to connect an external PHY. Schematics for this board are accessible at the MCF5271 site by navigating to: http://e-www.motorola.com.

### **6.7.3 BDM**

Use the BDM interface as shown in the M5271EVB evaluation board user's manual. The schematics for this board are accessible at the MCF5271 site by navigating from: http://e-www.motorola.com/ following the 32-bit Embedded Processors, 68K/ColdFire, MCF5xxx, MCF5271 and M5271EVB links.

## <span id="page-34-0"></span>**7 Mechanicals/Pinouts and Part Numbers**

This chapter contains drawings showing the pinout and the packaging and mechanical characteristics of the MCF5271 devices. See [Table 2](#page-11-1) for a list the signal names and pin locations for each device.

## **7.1 Pinout—196 MAPBGA**

Figure 2 shows a pinout of the MCF5270/71CVMxxx package.

	1	$\overline{c}$	3	4	5	6	$\overline{7}$	8	9	10	11	12	13	14	
А	<b>VSS</b>	<b>ETXCLK</b>	ETXD3	ETXD2	<b>QSPI</b> <b>DOUT</b>	QSPI_CS0	U2RXD	U2TXD	$\overline{CS3}$	$\overline{\text{CS6}}$	$\overline{\text{CS4}}$	A20	A17	<b>VSS</b>	A
B	ERXD0	ERXER	<b>ETXER</b>	ETXD0	QSPI_DIN	BS3	QSPI_CS1	U1CTS	$\overline{\text{CS7}}$	$\overline{\text{CS1}}$	A23	A19	A16	A15	$\mathsf B$
С	ERXD2	ERXD1	<b>ETXEN</b>	ETXD1	<b>QSCK</b>	BS <sub>2</sub>	BS <sub>0</sub>	RTS1	$\overline{\text{CS2}}$	$\overline{\text{CS5}}$	A22	A18	A14	A13	$\mathsf C$
D	<b>ERXCLK</b>	ERXDV	ERXD3	<b>EMDC</b>	<b>EMDIO</b>	Core $VDD_4$	BS1	U1RXD1	U1TXD	$\overline{\text{CS0}}$	A21	A12	A11	A10	D
Е	<b>ECRS</b>	ECOL	NC	TIN <sub>0</sub>	<b>VDD</b>	<b>VSS</b>	<b>VDD</b>	SD_CKE	<b>VSS</b>	<b>VDD</b>	A <sub>9</sub>	A8	A7	A <sub>6</sub>	$\mathsf E$
F	<b>U0TXD</b>	<b>U0RXD</b>	<b>UOCTS</b>	DTOUT0	<b>TEST</b>	<b>VSS</b>	<b>VDD</b>	<b>VSS</b>	VDD	<b>VSS</b>	Core $VDD_3$	A <sub>5</sub>	A4	A3	$\mathsf F$
G	Data31	DATA30	<b>U0RTS</b>	Core $VDD_1$	CLK MOD1	VDD	<b>VSS</b>	<b>VDD</b>	<b>VSS</b>	NC	A <sub>2</sub>	A1	A <sub>0</sub>	DTOUT3	G
н	DATA29	DATA28	DATA27	DATA26	CLK MOD <sub>0</sub>	<b>VSS</b>	<b>VDD</b>	<b>VDD</b>	<b>VDD</b>	NC	<b>TA</b>	$\overline{TP}$	$\overline{\text{TS}}$	DTIN3	H
J	DATA25	DATA24	DATA23	DATA22	<b>VSS</b>	VDD	<b>VSS</b>	<b>VDD</b>	<b>VSS</b>	<b>VDD</b>	I2C_SCL	I2C_SDA	$R/\overline{W}$	<b>TEA</b>	J
Κ	DATA21	DATA20	DATA19	DATA18	<b>VDD</b>	VDD	<b>VSS</b>	<b>VDD</b>	JTAG_EN	<b>RCON</b>	SD_RAS	SD_CAS	SD_WE	<b>CLKOUT</b>	Κ
L	DATA17	DATA16	DATA10	Core $VDD_2$	DATA3	DTIN1	IRQ <sub>5</sub>	IRQ1	DTOUT2	PST <sub>0</sub>	DDATA0	SD_CS1	$SD_C$ CSO	<b>VSSPLL</b>	L
M	DATA15	DATA13	DATA9	DATA5	DATA2	DTOUT1	IRQ6	IRQ <sub>2</sub>	DTIN2	<b>TDI/DSI</b>	PST <sub>3</sub>	DDATA3	VDDPLL	<b>EXTAL</b>	$\mathsf{M}% _{T}=\mathsf{M}_{T}\!\left( a,b\right) ,\ \mathsf{M}_{T}=\mathsf{M}_{T}\!\left( a,b\right) ,$
${\sf N}$	DATA14	DATA12	DATA8	DATA5	DATA1	$\overline{OE}$	IRQ7	IRQ3	TRST/ <b>DSCLK</b>	TDO/DSO	PST <sub>2</sub>	DDATA2	<b>RESET</b>	<b>XTAL</b>	${\sf N}$
P	VSS	DATA11	DATA7	DATA4	DATA0	TSIZ1	TSIZ0	IRQ4	TCLK/ <b>PSTCLK</b>	TMS/ <b>BKPT</b>	PST1	DDATA1	<b>RSTOUT</b>	<b>VSS</b>	$\sf P$
	$\mathbf{1}$	2	3	4	5	$\,6$	$\overline{7}$	8	9	$10$	11	12	$13\,$	14	

**Figure 2. MCF5270/71CVMxxx Pinout (196 MAPBGA)**

## **7.2 Package Dimensions—196 MAPBGA**

Figure 3 shows MCF5270/71CVMxxx package dimensions.



**Figure 3. 196 MAPBGA Package Dimensions (Case No. 1128A-01)**

## **7.3 Pinout—160 QFP**

[Figure 4](#page-37-0) shows a pinout of the MCF5271CABxxx package.



**Figure 4. MCF5270/71CABxxx Pinout (160 QFP)**

## <span id="page-37-0"></span>**7.4 Package Dimensions—160 QFP**



**Case 864A-03**

**Figure 5. 160 QFP Package Dimensions**

**MCF5271 Integrated Microprocessor Hardware Specification, Rev. 1.1**

 $\overline{a}$ 

## **7.5 Ordering Information**

#### **Table 40. Orderable Part Numbers**



## <span id="page-39-0"></span>**8 Preliminary Electrical Characteristics**

This chapter contains electrical specification tables and reference timing diagrams for the MCF5271 microcontroller unit. This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications of MCF5271.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle, however for production silicon these specifications will be met. Finalized specifications will be published after complete characterization and device qualifications have been completed.

#### **NOTE**

The parameters specified in this processor document supersede any values found in the module specifications.

## **8.1 Maximum Ratings**

Symbol	Value	Unit
V <sub>DD</sub>	$-0.5$ to $+2.0$	v
OV <sub>DD</sub>	$-0.3$ to $+4.0$	v
V <sub>DDPLL</sub>	$-0.3$ to $+4.0$	v
$V_{IN}$	$-0.3$ to $+4.0$	$\vee$
Iр	25	mΑ
Т <sub>А</sub> $(T_L - T_H)$	$-40$ to 85	℃
$\mathsf{T}_{\textsf{stg}}$	$-65$ to 150	℃

**Table 41. Absolute Maximum Ratings1, <sup>2</sup>**

NOTES:

<sup>1</sup> Functional operating conditions are given in DC Electrical Specifications. Absolute Maximum Ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Continued operation at these levels may affect device reliability or cause permanent damage to the device.

- <sup>2</sup> This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $OV_{DD}$ ).
- $3$  Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages,
- then use the larger of the two values.<br>All functional non-supply pins are internally clamped to  $V_{SS}$  and  $OV_{DD}$ .
- <sup>4</sup> All functional non-supply pins are internally clamped to V<sub>SS</sub> and OV<sub>DD</sub>.<br><sup>5</sup> Power supply must maintain regulation within operating OV<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{in} > OV_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $OV_{DD}$  and could result in external power supply going out of regulation. Insure external OV<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the processor is not consuming power (ex; no clock). Power supply must maintain regulation within operating  $\text{OV}_{DD}$  range during instantaneous and operating maximum current conditions.

### **8.2 Thermal Characteristics**

Table 42 lists thermal resistance values



#### **Table 42. Thermal Characteristics**

NOTES:

- $\theta_{JMA}$  and  $\Psi_{it}$  parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Motorola recommends the use of  $\theta_{JmA}$  and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the  $\Psi_{it}$  parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.
- <sup>2</sup> Per JEDEC JESD51-6 with the board horizontal.<br> $\frac{3}{2}$   $\frac{9}{2}$  and W, parameters are simulated in conform
- $\theta_{JMA}$  and  $\Psi_{it}$  parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Motorola recommends the use of  $\theta_{JmA}$  and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the  $\Psi_{it}$  parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.
- <sup>4</sup> Per JEDEC JESD51-6 with the board horizontal.<br><sup>5</sup> Thermal registeres between the die and the print
- <sup>5</sup> Thermal resistance between the die and the printed circuit board in conformance with JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- $6$  Thermal resistance between the die and the printed circuit board in conformance with JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

- $7$  Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- <sup>8</sup> Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- $9$  Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.
- <sup>10</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.

The average chip-junction temperature  $(T<sub>I</sub>)$  in  $^{\circ}C$  can be obtained from:

$$
\Gamma_{J} = T_{A} + (P_{D} \times \Theta_{JMA}) \quad (1)
$$

Where:

 $T_A$ = Ambient Temperature, °C

 $\Theta_{\text{IMA}}$  Package Thermal Resistance, Junction-to-Ambient, °C/W

 $P_D = P_{INT} + P_{I/O}$ 

 $P_{INT} = I_{DD} \times V_{DD}$ , Watts - Chip Internal Power

 $P_{I/O}$ = Power Dissipation on Input and Output Pins — User Determined

For most applications  $P_{I/O}$  <  $P_{INT}$  and can be ignored. An approximate relationship between  $P_D$ and  $T_I$  (if  $P_{I/O}$  is neglected) is:

$$
P_D = K \div (T_J + 273^{\circ}C)
$$
 (2)

Solving equations 1 and 2 for K gives:

$$
K = P_D \times (T_A + 273 \,^{\circ}\text{C}) + \Theta_{JMA} \times P_D^2 \quad (3)
$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

### **8.3 DC Electrical Specifications**

#### **Table 43. DC Electrical Specifications<sup>1</sup>**





#### **Table 43. DC Electrical Specifications<sup>1</sup>**

NOTES:

Refer to Table 44 for additional PLL specifications.

2 Refer to the MCF5271 signals section for pins having weak internal pull-up devices.

<sup>3</sup> This parameter is characterized before qualification rather than 100% tested.<br><sup>4</sup> DE load ratings are based on DC loading and are provided as an indication of

<sup>4</sup> pF load ratings are based on DC loading and are provided as an indication of driver strength. High speed interfaces require transmission line analysis to determine proper drive strength and termination. See High Speed Signal Propagation: Advanced Black Magic by Howard W. Johnson for design guidelines.

<sup>5</sup> Current measured at maximum system clock frequency, all modules active, and default drive strength with matching load.

<sup>6</sup> All functional non-supply pins are internally clamped to V<sub>SS</sub> and their respective V<sub>DD</sub>.<br><sup>7</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

<sup>8</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{in}$  >  $V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$ and could result in external power supply going out of regulation. Insure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the processor is not consuming power. Examples are: if no system clock is present, or if clock rate is very low which would reduce overall power consumption. Also, at power-up, system clock is not present during the power-up sequence until the PLL has attained lock.

## **8.4 Oscillator and PLLMRFM Electrical Characteristics**



**Table 44. HiP7 PLLMRFM Electrical Specifications<sup>1</sup>**



#### **Table 44. HiP7 PLLMRFM Electrical Specifications<sup>1</sup>**

NOTES:

- <sup>1</sup> All values given are initial design targets and subject to change.<br> $\frac{2}{3}$  All internal registers ratein data at 0 Hz
- All internal registers retain data at 0 Hz.
- <sup>3</sup> "Loss of Reference Frequency" is the reference frequency detected internally, which transitions the PLL into self clocked mode.
- <sup>4</sup> Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls below  $f_{\text{L}$  OR with default MFD/RFD settings.
- $5$  This parameter is guaranteed by characterization before qualification rather than 100% tested.
- <sup>6</sup> Proper PC board layout procedures must be followed to achieve specifications.
- $7$  This parameter is guaranteed by design rather than 100% tested.
- <sup>8</sup> This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- <sup>9</sup> Assuming a reference is available at power up, lock time is measured from the time V<sub>DD</sub> and V<sub>DDSYN</sub> are valid to RSTOUT negating. If the crystal oscillator is being used as the reference for the PLL, then the crystal start up time must be added to the PLL lock time to determine the total start-up time.
- <sup>10</sup>  $t_{\text{lpll}} = (64 \times 4 \times 5 + 5 \text{ } \tau)$  T<sub>ref</sub>, where T<sub>ref</sub> = 1/F<sub>ref\_crystal</sub> = 1/F<sub>ref\_ext</sub> = 1/F<sub>ref\_1:1</sub>, and τ = 1.57x10<sup>-6</sup> 2(MFD + 2).
- <sup>11</sup> PLL is operating in 1:1 PLL mode.
- <sup>12</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>sys/2</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V<sub>DDSYN</sub> and V<sub>SSSYN</sub> and variation in crystal oscillator frequency increase the Cjitter percentage for a given interval.
- <sup>13</sup> Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of Cjitter+Cmod.
- $14$  Modulation percentage applies over an interval of 10 $\mu$ s, or equivalently the modulation rate is 100KHz. <sup>15</sup> Modulation rate selected must not result in  $f_{sys/2}$  value greater than the  $f_{sys/2}$  maximum specified value. Modulation range determined by hardware design.
- 16  $f_{\text{sys/2}} = f_{\text{ico}} / (2 \cdot 2^{\text{RFD}})$

### **8.5 External Interface Timing Characteristics**

Table 45 lists processor bus input timings.

#### **NOTE**

All processor bus timings are synchronous; that is, input setup/hold and output delay with respect to the rising edge of a reference clock. The reference clock is the CLKOUT output.

All other timing relationships can be derived from these values.



#### **Table 45. Processor Bus Input Timing Specifications**

NOTES:

Timing specifications are tested using full drive strength pad configurations in a 50ohm transmission line environment..

 $2 \overline{TEA}$  and  $\overline{TA}$  pins are being referred to as control inputs.

<sup>3</sup> Refer to figure A-19.

Timings listed in Table 45 are shown in Figure 6 & Figure A-3.

\* The timings are also valid for inputs sampled on the negative clock edge.





### **8.6 Processor Bus Output Timing Specifications**

Table 46 lists processor bus output timings.

<b>Name</b>	<b>Characteristic</b>	Symbol	Min	Max	<b>Unit</b>
	<b>Control Outputs</b>				
B <sub>6</sub> a	CLKOUT high to chip selects valid 1	t <sub>CHCV</sub>		$0.5t_{CYC}$ +5	ns
B <sub>6</sub> b	CLKOUT high to byte enables $(BS[3:0])$ valid <sup>2</sup>	<sup>t</sup> CHBV		$0.5t_{CYC}$ +5	ns
B <sub>6</sub> c	CLKOUT high to output enable $(\overline{OE})$ valid <sup>3</sup>	<sup>t</sup> CHOV		$0.5t_{CYC}$ +5	ns
<b>B7</b>	CLKOUT high to control output (BS[3:0], OE) invalid	t <sub>CHCOI</sub>	$0.5t_{CYC} + 1.5$		ns
B <sub>7</sub> a	CLKOUT high to chip selects invalid	t <sub>CHCI</sub>	$0.5t_{CYC} + 1.5$		ns

**Table 46. External Bus Output Timing Specifications**



#### **Table 46. External Bus Output Timing Specifications (continued)**

NO<u>TES:</u><br><sup>1</sup> CS transitions after the falling edge of CLKOUT.

 $2\overline{BS}$  transitions after the falling edge of CLKOUT.

 $3\overline{OE}$  transitions after the falling edge of CLKOUT.

Read/write bus timings listed in Table 46 are shown in Figure 7, Figure 8, and Figure 9.



**Figure 7. Read/Write (Internally Terminated) SRAM Bus Timing**



Figure 8 shows a bus cycle terminated by  $\overline{TA}$  showing timings listed in Table 46.



Figure 9 shows an SRAM bus cycle terminated by TEA showing timings listed in Table 46.



Figure 10 shows an SDRAM read cycle.



#### **Figure 10. SDRAM Read Cycle**

#### **Table 47. SDRAM Timing**



NOTES:<br><sup>1</sup> D7 and D8 are for write cycles only.

Figure 11 shows an SDRAM write cycle.



**Figure 11. SDRAM Write Cycle**

## **8.7 General Purpose I/O Timing**

#### **Table 48. GPIO Timing<sup>1</sup>**



NOTES:<br>1 CPIC

<sup>1</sup> GPIO pins include: INT, UART, and Timer pins.



**Figure 12. GPIO Timing**

### **8.8 Reset and Configuration Override Timing**

#### **Table 49. Reset and Configuration Override Timing**

 $(V_{DD} = 2.7 \text{ to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_A = T_L \text{ to } T_H)^1$ 



NOTES:

<sup>1</sup> All AC timing is shown with respect to 50%  $V_{DD}$  levels unless otherwise noted.<br><sup>2</sup> During low power STOP the synchronizers for the RESET input are bypassed a

During low power STOP, the synchronizers for the RESET input are bypassed and RESET is asserted asynchronously to the system. Thus, RESET must be held a minimum of 100 ns.



**Figure 13. RESET and Configuration Override Timing**

\* Refer to the Coldfire Integration Module (CIM) section for more information.

## **8.9 I2C Input/Output Timing Specifications**

Table 50 lists specifications for the  $I<sup>2</sup>C$  input timing parameters shown in Figure 14.





Table 51 lists specifications for the  $I<sup>2</sup>C$  output timing parameters shown in Figure 14.

**Table 51. I2C Output Timing Specifications between I2C\_SCL and I2C\_SDA**

<b>Num</b>	<b>Characteristic</b>	Min	Max	<b>Units</b>
11 <sup>1</sup>	Start condition hold time	6		$t_{\rm cyc}$
12 <sup>1</sup>	Clock low period	10		$t_{\rm cyc}$
13 <sup>2</sup>	I2C_SCL/I2C_SDA rise time $(V_{II} = 0.5 V$ to $V_{\text{IH}} = 2.4 V$			μs
14 <sup>1</sup>	Data hold time	7		$t_{\rm cyc}$
15 <sup>3</sup>	$IC\_SCL/IC\_SDA$ fall time ( $V_{IH} = 2.4$ V to $V_{II} = 0.5 V$		3	ns
16 <sup>1</sup>	Clock high time	10		<sup>L</sup> cyc

<b>Num</b>	<b>Characteristic</b>	Min	Max	<b>Units</b>
17	Data setup time	2		<b>L</b> <sub>CVC</sub>
18	Start condition setup time (for repeated start condition only)	20		<sup>L</sup> CVC
19	Stop condition setup time	10		<b>L</b> CVC

**Table 51. I2C Output Timing Specifications between I2C\_SCL and I2C\_SDA**

NOTES:

Note: Output numbers depend on the value programmed into the IFDR; an IFDR programmed with the maximum frequency (IFDR = 0x20) results in minimum output timings as shown in Table 51. The  $I^2C$  interface is designed to scale the actual data transition time to move it to the middle of the I2C\_SCL low period. The actual position is affected by the prescale and division values programmed into the IFDR; however, the numbers given in Table 51 are minimum values.

- <sup>2</sup> Because I2C\_SCL and I2C\_SDA are open-collector-type outputs, which the processor can only actively drive low, the time I2C\_SCL or I2C\_SDA take to reach a high level depends on external signal capacitance and pull-up resistor values.
- <sup>3</sup> Specified at a nominal 50-pF load.

Figure 14 shows timing for the values in Table 50 and Table 51.



**Figure 14. I2C Input/Output Timings**

### **8.10 Fast Ethernet AC Timing Specifications**

MII signals use TTL signal levels compatible with devices operating at either 5.0 V or 3.3 V.

### **8.10.1 MII Receive Signal Timing (ERXD[3:0], ERXDV, ERXER, and ERXCLK)**

The receiver functions correctly up to a ERXCLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed twice the ERXCLK frequency.

Table 52 lists MII receive channel timings.

<b>Num</b>	<b>Characteristic</b>	Min	Max	Unit
M <sub>1</sub>	ERXD[3:0], ERXDV, ERXER to ERXCLK setup	5		ns
M <sub>2</sub>	ERXCLK to ERXD[3:0], ERXDV, ERXER hold	5		ns
MЗ	ERXCLK pulse width high	35%	65%	<b>ERXCLK</b> period
M4	<b>ERXCLK</b> pulse width low	35%	65%	<b>ERXCLK</b> period

**Table 52. MII Receive Signal Timing**

Figure 15 shows MII receive signal timings listed in Table 52.



**Figure 15. MII Receive Signal Timing Diagram**

### **8.10.2 MII Transmit Signal Timing (ETXD[3:0], ETXEN, ETXER, ETXCLK)**

Table 53 lists MII transmit channel timings.

The transmitter functions correctly up to a ETXCLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed twice the ETXCLK frequency.

The transmit outputs (ETXD[3:0], ETXEN, ETXER) can be programmed to transition from either the rising or falling edge of ETXCLK, and the timing is the same in either case. This options allows the use of non-compliant MII PHYs.

Refer to the Ethernet chapter for details of this option and how to enable it.





Figure 16 shows MII transmit signal timings listed in Table 53.



**Figure 16. MII Transmit Signal Timing Diagram**

### **8.10.3 MII Async Inputs Signal Timing (ECRS and ECOL)**

Table 54 lists MII asynchronous inputs signal timing.

#### **Table 54. MII Async Inputs Signal Timing**



Figure 17 shows MII asynchronous input timings listed in Table 54.



**Figure 17. MII Async Inputs Timing Diagram**

### **8.10.4 MII Serial Management Channel Timing (EMDIO and EMDC)**

Table 55 lists MII serial management channel timings. The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.





Figure 18 shows MII serial management channel timings listed in Table 55.



**Figure 18. MII Serial Management Channel Timing Diagram**

### **8.11 32-Bit Timer Module AC Timing Specifications**

Table 56 lists timer module AC timings.





### **8.12 QSPI Electrical Specifications**

Table 57 lists QSPI timings.





The values in Table 57 correspond to Figure 19.



**Figure 19. QSPI Timing**

### **8.13 JTAG and Boundary Scan Timing**

**Table 58. JTAG and Boundary Scan Timing**

<b>Num</b>	Characteristics <sup>1</sup>	Symbol	Min	Max	Unit
J1	<b>TCLK Frequency of Operation</b>	f <sub>JCYC</sub>	DC.	1/4	$f_{\rm sys/2}$
J2	<b>TCLK Cycle Period</b>	t <sub>JCYC</sub>	4		t <sub>CYC</sub>
JЗ	<b>TCLK Clock Pulse Width</b>	t <sub>JCW</sub>	26		ns
J4	TCLK Rise and Fall Times	t <sub>JCRF</sub>	$\mathbf{0}$	3	ns
J5	Boundary Scan Input Data Setup Time to TCLK Rise	<sup>t</sup> BSDST	4	٠	ns
J6	Boundary Scan Input Data Hold Time after TCLK Rise	<sup>t</sup> BSDHT	26		ns
J7	TCLK Low to Boundary Scan Output Data Valid	t <sub>BSDV</sub>	$\Omega$	33	ns
J8	TCLK Low to Boundary Scan Output High Z	<sup>t</sup> BSDZ	$\mathbf{0}$	33	ns
J9	TMS, TDI Input Data Setup Time to TCLK Rise	<sup>t</sup> TAPBST	$\overline{4}$		ns
J10	TMS, TDI Input Data Hold Time after TCLK Rise	<sup>t</sup> TAPBHT	10		ns
J11	<b>TCLK Low to TDO Data Valid</b>	<sup>t</sup> TDODV	0	26	ns
J12	TCLK Low to TDO High Z	<sup>t</sup> TDODZ	$\Omega$	8	ns
J13	<b>TRST Assert Time</b>	<sup>t</sup> TRSTAT	100		ns
J14	<b>TRST</b> Setup Time (Negation) to TCLK High	<sup>t</sup> TRSTST	10		ns

NOTES:

<sup>1</sup> JTAG\_EN is expected to be a static signal. Hence, specific timing is not associated with it.



**Figure 20. Test Clock Input Timing**



**Figure 21. Boundary Scan (JTAG) Timing**



**Figure 22. Test Access Port Timing**





## **8.14 Debug AC Timing Specifications**

Table 59 lists specifications for the debug AC timing parameters shown in Figure 25.

**Table 59. Debug AC Timing Specification**

<b>Num</b>	<b>Characteristic</b>		<b>150 MHz</b>	<b>Units</b>
		Min	Max	
DE <sub>0</sub>	<b>PSTCLK</b> cycle time		0.5	$\mathfrak{r}_{\text{cyc}}$
DE <sub>1</sub>	PST valid to PSTCLK high	4		ns
DE <sub>2</sub>	PSTCLK high to PST invalid	1.5		ns
DE <sub>3</sub>	DSCLK cycle time	5		$\mathfrak{t}_{\text{cyc}}$
DE4	DSI valid to DSCLK high			t <sub>cvc</sub>

<b>Num</b>	<b>Characteristic</b>		<b>150 MHz</b>	<b>Units</b>
		Min	Max	
DE5 <sup>1</sup>	DSCLK high to DSO invalid	4		ι <sub>cyc</sub>
DE <sub>6</sub>	BKPT input data setup time to <b>CLKOUT Rise</b>	4		ns
DE7	CLKOUT high to BKPT high Z		10	ns

**Table 59. Debug AC Timing Specification**

NOTES:<br><sup>1</sup> DSCL

DSCLK and DSI are synchronized internally. D4 is measured from the synchronized DSCLK input relative to the rising edge of CLKOUT.

Figure 24 shows real-time trace timing for the values in Table 59.



**Figure 24. Real-Time Trace AC Timing**

Figure 25 shows BDM serial port AC timing for the values in Table 59.



**Figure 25. BDM Serial Port AC Timing**

**Documentation**

## <span id="page-63-0"></span>**9 Documentation**

[Table 60](#page-63-1) lists the documents that provide a complete description of the MCF5271 and their development support tools. Documentation is available from a local Motorola distributor, a Motorola semiconductor sales office, the Motorola Literature Distribution Center, or through the Motorola world-wide web address at http://www.motorola.com/semiconductors.

<span id="page-63-1"></span>

#### **Table 60. MCF5271 Documentation**

### **9.1 Document Revision History**

Table 61 provides a revision history for this document.





### **THIS PAGE INTENTIONALLY LEFT BLANK**

#### **Documentation**

#### **Documentation**

#### *HOW TO REACH US:*

#### **USA/Europe/Locations not listed:**

Freescale Semiconductor Literature Distribution P.O. Box 5405, Denver, Colorado 80217 1-800-521-6274 or 480-768-2130

#### **Japan:**

Freescale Semiconductor Japan Ltd. Technical Information Center 3-20-1, Minami-Azabu, Minato-ku Tokyo 106-8573, Japan 81-3-3440-3569

#### **Asia/Pacific:**

Freescale Semiconductor H.K. Ltd. 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T. Hong Kong 852-26668334

#### *Learn More:*

For more information about Freescale Semiconductor products, please visit **http://www.freescale.com**

MCF5271EC Rev. 1.1, 9/2004

**• Preliminary**

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2004.

